In this work studies of some electrical parameters of the MOS structure based on 3C-SiC substrate are presented. The effective contact potential difference φ MS , the barrier height at the gate-dielectric interface E BG and the flat-band in semiconductor voltage V F B were measured using several electric and photoelectric techniques. Values of these parameters obtained on structures with different gate areas decrease monotonically with increasing parameter R, defined as the ratio of the gate perimeter to the gate area. Such behavior confirmed results obtained on MOS structures on silicon substrate and also supported our hypothesis that the mechanical stress in the dielectric layer under the metal gate causes non uniform distribution of some parameters over the gate area of MOS structure. 
Introduction
Silicon carbide (SiC) based MOS transistors have significant advantages over their silicon (Si) based counterparts. This is primarily due to the wider band-gap and higher thermal conductivity of SiC, as discussed in [1] [2] [3] . Cubic silicon carbide (3C-SiC) is particularly promising for this application due to its inversion layer mobility being higher than in other SiC polytypes [4] . In this article we concentrate on the distributions of the local values of cru- * E-mail: kpisk@ite.waw.pl cial electrical parameters over the gate areas of various 3C-SiC based MOS capacitors, since similar distributions over MOS transistor gate areas influence its basic parameters such as, for example, the threshold voltage.
It is known that mechanical stress is non-uniformly distributed in the dielectric layer under the metal gate of a MOS structure (or under the upper layer of a MOS-like gate stack system) [5] [6] [7] . This stress changes rapidly from the compressive stress in the central part of the gate to a tensile stress in the neighborhood of the gate edges. It was experimentally shown that some electric parameters of Al-SiO 2 -Si structures are influenced by this mechanical stress [5, 8, 9] and local values of these parameters are higher in the middle of the gate, lower at the gate edges and still lower at the gate corners [10] [11] [12] [13] [14] [15] . The effective contact potential difference φ MS , barrier height at the metal-dielectric interface E BG and flat-band in semiconductor voltage V F B have characteristic dome-like shape of distributions over the metal gate area [10] [11] [12] [13] [14] [15] . Examples of these distributions for MOS structures with an aluminum gate are shown in Fig. 1a and Fig. 1b for a one-dimensional φ MS ( ) and a two-dimensional E BG ( ) distributions, respectively. The spatial distributions of the φ MS and E BG parameters were measured by photoelectric methods (basic principles will be described in the next section) using UV light with a small diameter allows for the whole gate area to be scanned and for local values at different positions over the gate to be measured. Due to the lack of a direct photoelectric method to determine the spatial distribution V F B ( ) over the gate area, [11, 12, 15] . An example of V F B = (R) dependences obtained for Al-SiO 2 -Si(n) structures with different gate areas is shown in Fig. 2 . These results supported our expectations that thicker aluminum layer causes higher compressive stress in the dielectric layer away from the gate edges and always yield more positive values of V F B , as well as φ MS and E BG , for large gates. The present advanced MOS technology with very small gate dimensions constitutes a barrier for applying photoelectric methods of local value measurements of some electric parameters, e.g. φ MS , E BG . Due to limitations of the measurement setup, the spot of the light beam illuminating the investigated structure can not be further reduced. Hence, in many cases the dimension of the light spot is too big to allow scanning of the gate surface by the light beam. In this case the only way to determine the spatial distributions of the φ MS and E BG parameters is the indirect method which is similar to the electric method of the V F B ( ) determination. Measuring the φ MS and E BG values by using a light beam which illuminates the entire gate area one obtains the average values of these parameters and, finally, measuring these average values as a function of ratio R, the dependences on gate area can be found.
In this paper, we concentrate on investigation of the φ MS ( ), E BG ( ) and V F B ( ) spatial distributions over the gate area of MOS structures based on 3C-SiC substrate. Many structures with different gate materials and different gate areas were measured in order to obtain characteristic dependences on ratio R (gate perimeter / gate area).
Experimental details
The investigated MOS structures consist of n-type 3C-SiC (001) wafers with a 10 µm thick epitaxial layer. This n-type layer was doped with nitrogen to a donor concentration of ∼ 2÷3 × 10 15 cm . MOS structures were characterized at room temperature by capacitance-voltage C = (V G ) measurements at a frequency = 1 MHz (electric technique) and by photocurrent-voltage I F = (V G ) and photocurrentwavelength I F = (λ) observations (both are photoelectric methods). The latter experiments consisted in illumination of the investigated structures by UV radiation and allowed extraction of the φ MS and E BG parameters, as described in [13, 15] . From the C = (V G ) measurements, the V F B values were obtained. All parameters were measured on dozens of MOS capacitors for every gate dimension on the multitasking WSBF high precision measurement system, described elsewhere [16] . More details about characterization techniques will be given in the next section.
Theoretical description
In Fig. 3 the band diagram of the MOS structure biased by negative gate potential V G is presented. Comparing the potentials on both sides of the top of dielectric conduction band the following formula can be obtained:
where φ M is the potential barrier height at the gate-dielectric interface, χ is the electron affinity at semiconductor-dielectric interface, V OX is the potential drop in the dielectric, φ S is the surface potential in semiconductor, E G /2 is the voltage equivalent of half energy bandgap in the semiconductor, is the electron charge, and φ F is the Fermi level. The effective contact potential difference φ MS is defined as [17] :
Using following relations: φ M = E BG / and χ = (E BS − E G )/ (see Fig. 3 ) the φ MS parameter can be expressed as a difference of barrier heights at the gate-dielectric E BG and semiconductor-dielectric E BS interfaces:
Both Eq. (2) and Eq. (3) facilitate a comparison of the φ MS value (for a given E G and φ F values) with independently measured E BG and E BS values. The effective contact potential difference φ MS can be determined by the photoelectric method based on the theory of internal photoemission phenomena at low electric fields in the dielectric [18, 19] . This method consists in measurements of the photocurrent vs. gate voltage I F = (V G ) characteristics for different wavelengths λ of the light illuminating the investigated MOS structure. All measured I F = (V G ) characteristics intersect the I F = 0 axis at different gate voltages V G = V 0 G (for different λ values) but this curve which is symmetrical with respect to the I F = 0 point intersects the I F = 0 axis at V G = V G0 (for λ = λ 0 ) [18, 19] . The V G0 voltage is a gate voltage at which the voltage drop in the dielectric is equal to zero V OX = 0 (flat-band state in the dielectric). This method allows determination of the V G0 value with total accuracy better than (±5 mV). Substituting Eq. (2) into Eq. (1) the well known formula which is valid for any MOS system is obtained. This formula correlates the V G value with a sum of three components [17] :
Hence, for flat-band state in the dielectric, V G = V G0 and V OX = 0:
where φ S0 is the semiconductor surface potential for V G = V G0 . Taking into account above considerations and having determined the φ S0 value (usually it is done by the separate measurements of the illuminated C = (V G ) characteristic for the same λ and power of light for which the V G0 value was obtained [20] ) the φ MS value can be calculated. In heavily doped substrates the φ S0 value is small (< 5 mV) and is usually negligible in comparison with φ MS , in which case V G0 ≈ φ MS . Examples of the I F = (V G ) characteristics measured at different λ on MOS structures with different metal gates in the vicinity of the I F = 0 point are presented in Fig. 4 , for an Al gate (Fig. 4a) and for a Ni gate (Fig. 4b) , respectively. Barrier heights on both sides of the dielectric, E BG at the gate-dielectric interface and E BS at the semiconductordielectric interface, can be determined using photoelectric Fowler method [21, 22] . This method is based on internal photoemission (IPE) phenomena which take place in the illuminated MOS structure. The incident light which is absorbed by the gate and by the substrate causes excitation of some electrons in the emitter. In general, for V G < 0, electrons flow from the gate and the photocurrent I F flows in the opposite direction. The electrons which have sufficient energy to surmount the potential barrier at the emitter-dielectric interface constitute the photocurrent I F which can be measured in the external circuit. The magnitude of this photocurrent depends on the interface barrier height Φ, on the gate voltage V G and on the wavelength λ. In Fig. 5 the spectral characteristics I F = (λ) measured at different negative voltages V G for Ni-SiO 2 -SiC(3C) structure are shown. The Fowler method requires calculation of the quantum yield Y of the photoemission phenomenon which can be defined as the ratio of the flux of emitted electrons to the incident photon flux. In order to determine the Y value the optical properties of the components of the MOS structure, the refraction index and extinction coefficient , should be known (from spectroscopic ellipsometry measurements -as in our case or from the literature [23] ). It has to be stressed here that our ellipsometry measurement results fully confirmed the values presented in the literature. Both these parameters ( and ) are further used in calculations of the fraction of light absorbed by the emitter [24, 25] . Finally, the quantum yield Y 1/ vs. photon energy ν dependence is obtained [22] :
where Φ is the barrier height at the interface, ν is the photon energy, A ν is a constant, and is an exponent depending on the emitter ( = 2 for electron emission from the gate, = 3 for electron emission from the substrate). An example of Y 1/2 = ( ν) characteristics calculated for measurements presented in Fig. 5 for the Ni-SiO 2 - Fig. 6b . One of the most important parameters of any MOS system is the flat-band in semiconductor voltage V F B . This voltage influences the threshold voltage of a MOS transistor which determines, for example, the power consumption of this transistor. Usually, the V F B value is determined on the basis of the electrical measurement of the capacitance-voltage C = (V G ) characteristic [17] . Examples of the C = (V G ) characteristics measured on metalSiO 2 -SiC(3C) are shown in Fig. 7 for Al (Fig. 7a) and Ni (Fig. 7b) gates of different dimensions. In order to determine the V F B value the flat-band capacitance C F B is calculated [17] :
where C OX is the maximum capacitance of MOS structure in accumulation state, and C F B is the semiconductor surface capacitance at flat-band, V G = V F B given by [17] :
where ε S is the relative electric permittivity of the semiconductor, ε 0 is the electrical permittivity of vacuum, is the Boltzmann constant, T is the temperature, and A is the gate area. The doping density in the substrate N D is determined from the measured C = (V G ) characteristic using the slope of the linear part of the 1/C 2 = (V G ) plot [17] :
Calculated in this way the C F B value is further used to determine the V F B voltage value from measured
. The V F B voltage can also be expressed as a function of the φ MS parameter [17] :
where Q is the effective charge at the semiconductordielectric interface. Due to the exceptionally strong reactivity of Al in relation to SiO 2 the effective charge Q for Al-SiO 2 -SiC(3C) structures is higher in contrast to Ni-SiO 2 -SiC(3C) structures. It is clearly seen in Fig. 7 , where a more negative shift of C = (V G ) characteristics (in comparison with calculated theoretical characteristic, not shown) is observed for Al gate structures (Fig. 7a ) than for Ni gate structures (Fig. 7b) .
Results and discussion
Investigations of the spatial distributions of some electric parameters were performed on many metal- ). The φ MS and E BG parameters were measured by photoelectric methods while the V F B voltage was determined using electrical C = (V G ) characteristic method. Results of these measurements are shown in Fig. 8 for φ MS (Fig. 8a), E BG (Fig. 8b) and V F B (Fig. 8c) , respectively.
Results shown in Fig. 8 ) distributions over the gate area remain in agreement with our hypothesis, put forward in [11] , that these spatial distributions result from the non uniform distribution of the mechanical stress at the metal-SiO 2 interface. Results presented in Fig. 8 provide additional information. It is known (Eq. (3)) the effective contact potential difference φ MS is given by a difference of both barrier heights E BG (at gate-dielectric interface) and E BS (at semiconductor-dielectric interface). The spatial E BS ( ) distribution was found to be practically uniform (as in case of structures based on silicon substrate, see [13] [14] [15] 
Summary
Using photoelectric and electric measurement methods the average values of the effective contact potential difference φ MS , the barrier height at the gate-dielectric interface E BG and the flat-band in semiconductor voltage V F B have been measured. Photoelectric methods consisted in using a light beam illuminating the entire gate area. It was shown that the φ MS , E BG and V F B parameters determined on structures with different gate areas show a decreasing tendency on ratio R (the gate perimeter to the gate area). The characteristic feature of φ MS = (R), E BG = (R) and V F B = (R) dependences proves that local φ MS , E BG and V F B values in the vicinity of the gate edges are lower than local values measured in the middle of the gate. These results obtained for metal-SiO 2 -SiC(3C) structures with aluminum and nickel gates are similar to previously obtained results on aluminum gate MOS structures based on silicon substrates. According to our hypothesis, the spatial φ MS ( ), E BG ( ) and V F B ( ) distributions over the gate area are the result of the influence of the mechanical stress which is non uniformly distributed under the metal gate of the MOS structure.
